Solid State Logic – Phase 1